Wednesday, 13 December 2017

Microsemi and Imperas develop RISC-V ISS.

Microsemi and Imperas Software have come up with the Extendable Platform Kit for Microsemi Mi- RISC-V soft CPUs. The collaboration delivers the first commercially available instruction set simulator (ISS) for Microsemi’s Mi-V ecosystem, a program designed to increase adoption of Microsemi’s RISC-V soft CPU product family utilizing RISC-V open instruction set architectures (ISAs). “The Imperas ...

This story continues at Microsemi and Imperas develop RISC-V ISS.

Or just read more coverage at Electronics Weekly



from Electronics Weekly https://www.electronicsweekly.com/news/business/516355-2017-12/

No comments:

Post a Comment