Thursday, 25 February 2016

Tool tests JTAG coverage for PCB designers

Boundary scan chain integrity can be checked automatically on Altium’s Designer schematic capture and PCB layout software, using an extension from Cambridge-based XJTAG. Called XJTAG DFT Assistant, and downloadable for free, it “provides engineers with an extension to check if boundary scan chains are correctly connected and terminated at the schematic capture stage, long before ...

Tool tests JTAG coverage for PCB designers



from ElectronicsWeekly http://www.electronicsweekly.com/news/design/eda-and-ip/tool-tests-jtag-coverage-for-pcb-designers-2016-02/

No comments:

Post a Comment